
e-Seminar #22 **Tools and techniques for making efficient use of GPUs**



Presenters: Paul Graham, Robert Dietrich, Felix Schmitt (NVIDIA)



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 823712



17 March 2022 The e-Seminar will start at 3pm CET / 2pm GMT



https://insilicoworld.slack.com/ar chives/C0151M02TA4






Moderator: Tim Weaving (University College London)

The e-Seminar series is run in collaboration with:





e-Seminar #22 **Tools and techniques for making efficient use of GPUs**



Presenters: Paul Graham, Robert Dietrich, Felix Schmitt (NVIDIA)



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 823712



17 March 2022

Welcome!



https://insilicoworld.slack.com/ar chives/C0151M02TA4





Moderator: **Tim Weaving** (University College London)

The e-Seminar series is run in collaboration with:






MAKING EFFICIENT USE OF GPUS

NVIDIA Paul Graham **Robert Dietrich** Felix Schmitt

Senior Solutions Architect Senior System Software Engineer Senior Software Engineer






AGENDA

Programming approaches GPUDirect • Visualisation

Profiling Tools Nsight Systems Nsight Compute 0

Technologies & Techniques








































Universe of GPU Computing

































New Sparsity Acceleration Harness Sparsity in AI Models 2x Al Performance

FEATURES OF THE A100


Ampere World's Largest 7nm chip 54B XTORS, HBM2






New Multi-Instance GPU Optimal utilization with right sized GPU 7x Simultaneous Instances per GPU

3rd Gen Tensor Cores Faster, Flexible, Easier to use 20x AI Perf with TF32



3rd Gen NVLINK and NVSWITCH Efficient Scaling to Enable Super GPU 2X More Bandwidth




TENSOR CORES Hardware for Matrix Multiply and Accumulate operations

- Introduced in the V100
- Perform several MMA calcs per clock cycle
 - FP32 in, FP32 out (accumulate)
 - FP16 multiply
- Turing added int8, int4 calculations
- Ampere
 - Full FP64 MMA
 - Bfloat16, Tensor

PASCAL

VOLTA TENSOR CORES









Libraries

"Drop-in" Acceleration

WAYS TO ACCELERATION

Applications and Frameworks

Directives


Easily Accelerate Applications




Programming Languages

Maximum Flexibility


AMGX




cuBLAS




NVIDIA MATH LIBRARIES Linear Algebra, FFT, RNG and Basic Math





cuSOLVER





CUDA Math API

TENSOR CORE SUPPORT IN MATH LIBRARIES High-level overview of supported functionality by each library

Library and Tensor Core

cuBLAS & cuBLASLt Den

cuTENSOR Tensor Cont

cuSOLVER Linear Syster

cuSPARSE Block-Sp

cuSPARSELt SpM

CUTLASS Dense GEMM a

CUTLASS Convolut

	INT4		INT8		FP16		BF16		TF32		FP64
e Functionality	Dense	Sparse	Dense								
nse GEMM											
tractions											
em Solvers											
SpMM											
MM											
and SpMM											
tions											



cuSOLVERMp


A distributed-memory multi-node and multiGPU solution for solving systems of linear equations at scale.

GA release available in HPC SDK 21.11

Initial <u>release</u> to support LU Decomposition, with and without pivoting, and Cholesky.

Multiple RHS coming soon!

MULTI-NODE MATH LIBRARIES cuSOLVERMp: Dense Linear Algebra at scale




* Problem size is increased with number of GPUs

GETRF with Pivoting On Summit -State-of-the-Art -HPC SDK 21.11



Performance: cuFFTMp vs. State-of-the-Art on Summit



MULTI-NODE MATH LIBRARIES cuFFTMp: Fast Fourier Transforms at <u>scale</u>

cuFFTMp State-of-the-Art




cuFFTMp

A distributed-memory multi-node and multiGPU solution for solving FFTs at scale.

EA release available in Autumn '21 https://developer.nvidia.com/cudamathlibraryea

Initial release to 2D & 3D with Slab composition





ACCELERATED STANDARD LANGUAGES

ISO C++, ISO Fortran

```
std::transform(par, x, x+n, y, y,
    [=](float x, float y) { return y +
a*x; }
);
```

```
do concurrent (i = 1:n)
  y(i) = y(i) + a*x(i)
enddo
```

```
import cunumeric as np
```

```
def saxpy(a, x, y):
   y[:] += a*x
```

Core

Math

PROGRAMMING THE NVIDIA PLATFORM CPU, GPU, and Network

```
INCREMENTAL PORTABLE OPTIMIZATION
```


OpenACC, OpenMP

```
#pragma acc data copy(x,y) {
• • •
std::transform(par, x, x+n, y, y,
     [=](float x, float y){
        return y + a*x;
});
• • •
#pragma omp target data map(x,y) {
• • •
std::transform(par, x, x+n, y, y,
    [=](float x, float y) {
        return y + a*x;
});
• • •
```

ACCELERATION LIBRARIES


Communication

Data Analytics




Quantum

AI




NVIDIA HPC SDK Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, and in the Cloud




Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA 7-8 Releases Per Year | Freely Available






Accelerated A100

HPC COMPILERS NVC | NVC++ | NVFORTRAN








Programmable

Standard Languages Directives CUDA

CPU Optimized Directives Vectorization



Multi-Platform

x86_64 Arm OpenPOWER



```
static inline
void CalcHydroConstraintForElems(Domain &domain, Index_t length,
    Index_t *regElemlist, Real_t dvovmax, Real_t& dthydro)
#if _OPENMP
  const Index_t threads = omp_get_max_threads();
  Index_t hydro_elem_per_thread[threads];
  Real_t dthydro_per_thread[threads];
#else
  Index_t threads = 1;
  Index_t hydro_elem_per_thread[1];
  Real_t dthydro_per_thread[1];
#endif
#pragma omp parallel firstprivate(length, dvovmax)
    Real_t dthydro_tmp = dthydro ;
    Index_t hydro_elem = -1 ;
#if _OPENMP
    Index_t thread_num = omp_get_thread_num();
#else
    Index_t thread_num = 0;
#endif
#pragma omp for
    for (Index_t i = 0 ; i < length ; ++i) {</pre>
      Index_t indx = regElemlist[i] ;
     if (domain.vdov(indx) != Real_t(0.)) {
        Real t dtdvov = dvovmax / (FABS(domain.vdov(indx))+Real t(1.e-20)) ;
        if ( dthydro_tmp > dtdvov ) {
          dthydro_tmp = dtdvov ;
          hydro_elem = indx ;
    dthydro_per_thread[thread_num] = dthydro_tmp ;
    hydro elem per thread[thread num] = hydro elem ;
  for (Index_t i = 1; i < threads; ++i) {</pre>
    if(dthydro_per_thread[i] < dthydro_per_thread[0]) {</pre>
      dthydro_per_thread[0] = dthydro_per_thread[i];
      hydro_elem_per_thread[0] = hydro_elem_per_thread[i];
  if (hydro_elem_per_thread[0] != -1) {
    dthydro = dthydro_per_thread[0] ;
  return ;
                               C++ with OpenMP
```



STANDARD C++


Composable, compact and elegant

```
Easy to read and maintain
```

```
Portable - nvc++, g++, icpc, MSVC, ...
```


```
void CalcHydroConstraintForElems(Domain &domain, Index_t length,
   Index_t *regElemlist, Real_t dvovmax, Real_t &dthydro)
 dthydro = std::transform reduce(
    std::execution::par, counting_iterator(0), counting_iterator(length),
    dthydro, [](Real_t a, Real_t b) { return a < b ? a : b; },</pre>
    [=, &domain](Index_t i)
      Index_t indx = regElemlist[i];
      if (domain.vdov(indx) == Real_t(0.0)) {
        return std::numeric_limits<Real_t>::max();
        return dvovmax / (std::abs(domain.vdov(indx)) + Real_t(1.e-20));
```

Standard C++











7742

C++ STANDARD PARALLELISM Lulesh Performance





Standard C++ on 64c Standard C++ on A100 EPYC 7742

Same ISO C++ Code



HPC PROGRAMMING IN ISO FORTRAN ISO is the place for portable concurrency and parallelism

Fortran 2018

Array Syntax and Intrinsics

NVFORTRAN 20.5

Accelerated matmul, reshape, spread, ...

DO CONCURRENT

- NVFORTRAN 20.11
- Auto-offload & multi-core

Co-Arrays

- Coming Soon
 - Accelerated co-array images

Preview support available now in NVFORTRAN

DO CONCURRENT Reductions

- NVFORTRAN 21.11
- REDUCE subclause added
- Support for +, *, MIN, MAX, IAND, IOR, IEOR.
- Support for .AND., .OR., .EQV., .NEQV on LOGICAL values
- Atomics

Fortran 202x




ACCELERATED PROGRAMMING IN ISO FORTRAN NVFORTRAN Accelerates Fortran Intrinsics with cuTENSOR Backend

```
real(8), dimension(ni,nk) :: a
real(8), dimension(nk,nj) :: b
real(8), dimension(ni,nj) :: c
• • •
!$acc enter data copyin(a,b,c) create(d)
do nt = 1, ntimes
  !$acc kernels
 do j = 1, nj
   do i = 1, ni
     d(i,j) = c(i,j)
     do k = 1, nk
       d(i,j) = d(i,j) + a(i,k) * b(k,j)
     end do
   end do
 end do
  !$acc end kernels
end do
!$acc exit data copyout(d)
```

Inline FP64 matrix multiply

real(8), dimension(ni,nk) :: a real(8), dimension(nk,nj) :: b real(8), dimension(ni,nj) :: c • • • do nt = 1, ntimes d = c + matmul(a,b)end do

MATMUL FP64 matrix multiply



V100




HPC PROGRAMMING IN ISO FORTRAN Examples of Patterns Accelerated in NVFORTRAN

d = 2.5 * ceil(transpose(a)) + 3.0 * abs(transpose(b))d = 2.5 * ceil(transpose(a)) + 3.0 * abs(b)d = reshape(a,shape=[ni,nj,nk]) d = reshape(a,shape=[ni,nk,nj]) d = 2.5 * sqrt(reshape(a, shape=[ni, nk, nj], order=[1, 3, 2])) d = alpha * conjg(reshape(a,shape=[ni,nk,nj],order=[1,3,2])) d = reshape(a, shape=[ni, nk, nj], order=[1, 3, 2]) d = reshape(a, shape=[nk, ni, nj], order=[2,3,1]) d = reshape(a, shape=[ni*nj, nk]) d = reshape(a,shape=[nk,ni*nj],order=[2,1]) d = reshape(a, shape=[64, 2, 16, 16, 64], order=[5, 2, 3, 4, 1])d = abs(reshape(a, shape=[64, 2, 16, 16, 64], order=[5, 2, 3, 4, 1]))c = matmul(a,b)c = matmul(transpose(a),b) c = matmul(reshape(a, shape=[m,k], order=[2,1]), b) c = matmul(a,transpose(b)) c = matmul(a,reshape(b,shape=[k,n],order=[2,1]))

C	_		
С	=	matmul(1	tr
d	=	spread(a	A,
d	=	spread(a	A,
d	=	spread(a	A,
d	=	alpha *	а
d	=	alpha *	S
d	=	abs(spre	ea
d	=	transpos	se
d	=	alpha *	t
d	=	alpha *	С
d	=	alpha *	С
С	=	c + matr	nu
С	=	c - matr	nu
С	=	c + alpł	าล
d	=	alpha *	m
d	=	alpha *	m

```
c = matmul(transpose(a),transpose(b))
             ranspose(a),reshape(b,shape=[k,n],order=[2,1]))
             dim=3,ncopies=nk)
             dim=1,ncopies=ni)
             dim=2,ncopies=nx)
             abs(spread(a,dim=2,ncopies=nx))
             pread(a,dim=2,ncopies=nx)
             ad(a,dim=2,ncopies=nx))
             (a)
             ranspose(a)
             ceil(transpose(a))
             conjg(transpose(a))
             ul(a,b)
             ul(a,b)
              * matmul(a,b)
             natmul(a,b) + c
             matmul(a,b) + beta * c
```






UNIFIED MEMORY




CUDA UNIFIED MEMORY Simplified Developer Effort
















Commonly referred to as "managed memory."

Managed Memory



Disadvantages:

- Late
- memory
- Advantages:
 - device (CPU and GPU) can be difficult
 - and think about data movement as an optimization
 - Supports oversubscription

MANAGED MEMORY Limitations

The programmer will almost always be able to get better performance by manually handling data transfers. Just Too


Memory allocation/deallocation takes longer with managed

Handling explicit data transfers between the host and

This allows the developer to concentrate on parallelism

This material is released by NVIDIA Corporation under the Creative Commons Attribution 4.0 International (CC BY 4.0)





Managed Memory



OpenACC: \$ nvc++ -fast -ta=tesla:managed -Minfo=accel main.c Enabled using -ta=tesla:managed

std::par

• All allocations use managed memory

OpenMP:

> Current Beta release does not support Unified memory. Need explicitly use target map directive to copy data

CUDA MANAGED MEMORY

nvc++ -stdpar=gpu program.cpp -o program

This material is released by NVIDIA Corporation under the Creative Commons Attribution 4.0 International (CC BY 4.0)









AT SCALE




- DPU Bluefield
- Storage
- RDMA
- Peer to peer
- GPUDirect
- NVSwitch
- NVLink
- MPS (GROMACS blog)
- PCle3/4

OUTSIDE OF THE GPU Accelerating at all scales









Node

GPU






System


🐵 NVIDIA.


Initiate from CPU or GPU Initiate from within CUDA kernel Issue onto a CUDA stream Interoperable with MPI & OpenSHMEM Pre-release Impact LBANN, Kokkos/CGSolve, QUDA

INTRODUCING NVSHMEM GPU Optimized OpenSHMEM









😂 NVIDIA.




VISUALISATION




ParaView

STANDARD WORKFLOW, REINVENTED NVIDIA Rendering Technology in Open Source Vis Tools

V ParaViewWeb Visualizer ×	+
\leftrightarrow \rightarrow C (i) localhost:8080	
Visualizer	
h 🖹 + 🖂 i 🛛	
MotorBike-Body.vtk	
MotorBike-Brakelights.vtk	
MotorBike-Exhaust.vtk	Ē
MotorBike-ForkAndChain.vtk	Ŵ
MotorBike-Headlights.vtk	Ē
MotorBike-Highlights.vtk	1
MotorBike-Bider vtk filter properties	La
0.32 0.34 0.43	
Background2	0
0 0 0.165	
Use Gradient Background	0
Stereo	
Stereo Type	0
Crystal Eyes	•
	0
Server Stereo Type Same As Client	
Calle 115 Chen	
Ray Traced Rendering	
Enable Ray Tracing	0
	-



OptiX Ray Tracing Backend



https://www.paraview.org/download/


IndeX Volume Rendering Plugin

		-
-	R	e
		-
n 'Apply'		
		-
		-
	41	
	-	2
	-	
	10	
	r	5
	6	ĩ I
0 0 0	100	
	C.	
40.	_	-
colors		
opacity		
	_	
1		
		-
256		
		1
Render Views	C	
	T	Al
	-	the second se



SCALABLE POINT-CLOUD RENDERING **RBF Point Cloud rendering in NVIDIA IndeX**

- Accumulation of RBF contributions along rays
- Multi-GPU, multi-node support
- Leverages RTCores
- V100->RTX8000: 70% BW, 2x speedup
- 17M ptcls, 8 GPUs, 10-20 fps
- Release upcoming



Small scale Cholla simulation, 17M ptcls, 8GPUs. Data courtesy of B. Robertson, E Schneider





TORNADO VISUALIZATION IndeX, GPUDirect Storage, Iray, OmniVerse

https://www.youtube.com/watch?v=SonfENaSesw






FINAL WORD



KEEP APPS, LIBRARIES AND FRAMEWORKS UP TO DATE



Geometric mean of application speedups vs. P100: Benchmark application: Amber [PME-Cellulose_NVE], Chroma [szscl21_24_128], GROMACS [ADH Dodec], MILC [Apex Medium], NAMD [stmv_nve_cuda], PyTorch (BERT-Large Fine Tuner], Quantum Espresso [AUSURF112-jR]; Random Forest FP32 [make_blobs (160000 x 64 : 10)], TensorFlow [ResNet-50], VASP 6 [Si Huge] | GPU node with dual-socket CPUs with 4x NVIDIA P100, V100, or A100 GPUs.





RESOURCES




- Tue 22nd 5pm A Deep Dive into the Latest HPC software: link
- Mon 21st 6pm Connect with the Experts: Best Practices for Fortran on GPUs: link
- Thu 24th 8pm From Directives to DO CONCURRENT: A Case Study in Standard Parallelism
- Wed 23rd 2pm Recent Developments in NVIDIA Math Libraries: link
- Mon 21st 9pm Connect with the Experts: NVIDIA Math Libraries: link
- Tue 22nd 9pm C++ Standard Parallelism: link
- Mon 21st 4pm No More Porting: Coding for GPUs with Standard C++, Fortran and Python: link • Tue 22nd 8pm - Multi-GPU programming with MPI: link
- Thu 24th 1pm NVSHMEM: CUDA-Integrated Communication for NVIDIA GPUs: link
- Thu 24th 1pm Optimizing Communication with Nsight Systems Network Profiling: link
- Wed 23rd 7pm Latest on NVIDIA Magnum IO GPUDirect Technologies: link
- Thu 24th 8pm Accelerating Storage IO to GPUs with Magnum IO: link
- Thu 24th 6pm Visualizing the World's Most Violent Tornadoes using NVIDIA IndeX in Omniverse: link
- Tue 22nd 5pm Connect with the Experts: CUDA Memory Management: link
- Mon 21st 10pm Connect with the Experts: Directive-based GPU Programming with OpenACC: link
- The 24th 4pm Optimizing GPU Utilization: Understanding MIG and MPS: link
- ... session catalogue: <u>https://www.nvidia.com/gtc/session-catalog/</u>

RELATED TALKS AT GTC

All times GMT. GTC runs March 21st-24th, register for free







NLP, Image Classification, Object Detection and more

NGC: GPU-OPTIMIZED SOFTWARE HUB Simplifying DL, ML and HPC Workflows

15+ Model Training Scripts

and more

Workflows

Medical Imaging, Intelligent Video Analytics










RAPIDS | H2O | more

NAMD | GROMACS | more



ParaView | IndeX | more






DEEP LEARNING INSTITUTE (DLI)

Hands-on, self-paced and instructor-led training in deep learning and accelerated computing


Request onsite instructor-led workshops at your organization: www.nvidia.com/requestdli

Take self-paced courses online: www.nvidia.com/dlilabs

Download the course catalog, view upcoming workshops, and learn about the University Ambassador Program: www.nvidia.com/dli



Accel. Computing Fundamentals




Genomics




Game Development



Autonomous Vehicles



Medical Image Analysis




Finance



Digital Content Creation





Deep Learning Fundamentals

More industry-specific training coming soon...











































NVIDIA.






























PUBLIC INSTRUCTOR-LED WORKSHOP SCHEDULE All workshops are offered remotely in a virtual


classroom

Fundamentals of Accelerated Computing with CUDA C/C++ Mon, May 23, 9:00 a.m. to 5:00 p.m. CEST (EMEA)

Scaling CUDA C++ Applications to Multiple Nodes Tue, May 24, 9:00 a.m. to 5:00 p.m. CEST (EMEA)

Accelerating Data Engineering Pipelines Tue, Jun 14, 9:00 a.m. to 5:00 p.m. CEST (EMEA)

To register visit <u>courses.nvidia.com/public</u>



DEVELOPER ENGAGEMENT PLATFORMS

Information, downloads, special programs, code samples, and bug submission

Container repository for tools, deep learning frameworks, HPC applications, vizualisation tools

Insights & help from other developers and NVIDIA technical st

Technical documentation

Deep Learning Institute: workshops & self-paced courses

In depth technical how to blogs

Developer focused news and articles

Webinars

d	<u>developer.nvidia.com</u>
C	ngc.nvidia.com
taff	<u>devtalk.nvidia.com</u>
	<u>docs.nvidia.com</u>
	<u>courses.nvidia.com</u>
	<u>devblogs.nvidia.com</u>
	news.developer.nvidia.com
	nvidia.com/webinar-porta





RESOURCES AVAILABLE TO ACADEMICS

Developer Teaching Kits: which include free access to online training for students but they have to be requested by a lecturer/professor.

Academic Workshops: The NVIDIA website lists free academic workshops that our Ambassadors are giving around the world that you can go and attend

Bootcamps:

Science

Hackathons: In-depth events with access to expert mentors

~ 2 day tailored training events, typically for a target group e.g. OpenACC, AI for




YOUR MOST BRILLIANT WORK STARTS HERE

The Developer Conference for the Era of AI

NVIDIA GTC is more than a game-changing AI developer conference. It's a global community committed to decoding the world's greatest challenges, transforming every major industry workflow, and exploring tomorrow's next big ideas—together. Join us this March and discover how to accelerate your life's work.


MARCH 21—24, 2022 | www.nvidia.com/GTC


















Paul Graham | pgraham@nvidia.com

